Abstract-A digital-to-time converter (DTC) produces a time delay based on a digital code. Similar to data converters, linearity is a key metric for a DTC and it can be characterized by its integral nonlinearity (INL). However, measuring the INL of a subpicosecond-resolution DTC is problematic, even when using the best available high-speed oscilloscopes. In this brief we propose a new method to measure the INL of a DTC by applying digital phase modulation and measuring the output spectrum with a spectrum analyzer. The frequency selectivity of this method allows for an improved measurement resolution down to a few femtoseconds and allows measuring an INL below 100 fs. The proposed method is verified by behavioral simulations and is employed to measure the INL of a high-resolution DTC realized in the 65-nm CMOS, with a time resolution of 25 fs and a standard deviation of 27 fs.
I. INTRODUCTION
T IME or clock generation with high fidelity is at the heart of numerous electronic systems. The rapid development in time-to-digital converters (TDCs) and digital-to-time converters (DTCs) [1] , which are increasingly used in phase-locked loops (PLLs) [2] - [4] , pushes the required time resolution to well below 1 ps. This brief targets the measurement of such small timing steps. The principal instruments traditionally employed for such measurements are a network analyzer or an oscilloscope.
Network-analyzer-based measurement methods quantify the phase difference between two sinusoidal signals, which are generated by the same source and passing through two different paths [5] . This phase difference is translated into a time difference, assuming accurate knowledge of the carrier frequency. Processing algorithms applied to the detected phase difference allow to achieve a time accuracy of more than 10 ps with these methods [6] . However, they are not suitable to measure the time differences between nonsinusoidal digital signals.
Oscilloscope-based time measurements are applicable to digital signals. The achievable time measurement resolution de-pends, among others, on the bandwidth and the accuracy of an oscilloscope's sampling clock. The latest commercially available oscilloscopes can provide a sample clock jitter of 75 fs, with the delta-time measurement accuracy on the order of 500 fs for rail-to-rail digital signals [7] . This is just enough to measure the 1.25-ps resolution of a state-of-the-art TDC [8] , [9] , or the 550-fs resolution of the latest DTC [10] , but it is insufficient to measure time delays on the order of 100 fs or below.
Aiming to overcome the oscilloscope's resolution and accuracy limits, in this brief we propose a new method for time measurements that uses a spectrum analyzer as the principal instrument. The proposed method is particularly devised for a DTC and is based on digital phase modulation while observing the output spectrum. A DTC produces a delayed version of its clock, which is controlled by a digital input code. It has gained renewed interest, particularly in the PLL research field [2] - [4] , because it can be used inside a PLL to relax the requirements of a TDC. Similar to data converters, integral nonlinearity (INL) is an essential metric for time converters (DTCs and TDCs).
The traditional way to measure the INL of a DTC is oscilloscope based, i.e., an oscilloscope detects the time difference between the threshold-crossing points of the delayed output edges. Throughout this brief, we will refer to this procedure as the direct method. Alternatively, our proposed approach is an indirect method, i.e., instead of an oscilloscope directly measuring a delay, we use a spectrum analyzer to measure a deliberately generated spur, whose height is in a one-to-one correspondence with the delay to be measured; then, the delay is deduced and employed to calculate the INL. The frequency selectivity of this approach permits to achieve a time resolution up to a few femtoseconds.
This brief is organized as follows. Section II explains the main idea behind the proposed method. Then, the method is verified by behavioral simulations, as described in Section III. In Section IV, experimental results on a high-resolution DTC are presented, whereas the conclusion is drawn in Section V.
II. PROPOSED METHOD

A. Concept
The main goal of the proposed method is to measure a DTC INL that is too small to be reliably measured by an oscilloscope. An oscilloscope used for direct delay measurements needs a wide bandwidth to avoid affecting the observed rise/fall times of the test signal, leading to high vulnerability to noise and interferences in a broad band of frequencies. In contrast, the method to be proposed relies on the phase modulation of the DTC output by means of a digitally controlled periodic delay step, which generates a narrowband spur related to the size of that delay step. This spur can be measured by a spectrum analyzer with a small resolution bandwidth (RBW), thus avoiding disturbances at all other frequencies.
The concept can be explained using the block diagram and the waveforms shown in Fig. 1 . The delay work (DW) is the code at the digital input of the DTC and is periodically switched between two values, i.e., DW a h and DW b h (red waveform). Subscript h will be used to identify a particular starting code used for experiment h.
At the DTC output, the rising edges are delayed by a time that depends on the input code. The periodic switching between DW a h and DW b h produces a jump of the rising edge of the DTC output between two determined positions, as shown in Fig. 1 . As only the edge controlled by the DTC should be detected and not the other, a ÷2 frequency divider is inserted between the DTC output and the spectrum analyzer. In this way, a phase modulation of signal Div is achieved. Note that modulating signal DW (with frequency f DW ) is a code waveform (in DTC LSBs) because of the digital nature of the DTC input.
The phase modulation appears, in the frequency domain, as a couple of sidebands, which are shifted by an offset frequency f DW (and its harmonics) from carrier frequency f Div . These sidebands can be measured using a spectrum analyzer.
B. Analysis
The solid waveforms DTC out and Div on the right-hand side of Fig. 1 are the unmodulated signals that will occur if the code applied at the DTC input is constantly equal to DW b h . The dotted waveforms are the modulated signals, i.e., they coincide with the solid waveforms when DW b h is applied, but they are shifted to the dashed edges as long as DW a h is applied.
The frequency f DW of the code waveform is chosen so that the resulting sidebands are located in an interference-free portion of the spectrum and far enough from carrier frequency f CK to not be affected by its phase noise, including 1/f noise. After interference measurements, we chose f CK = 20f DW , as shown in Fig. 1 . However, the following analysis is independent of the choice of f DW .
The waveform Δφ h on the bottom right in Fig. 1 represents the phase difference between the unmodulated Div signal (constant DW) and its modulated form (the DW square wave with height c_step), which is sampled at every rising edge of the Div signal. Waveform Δφ h is a square wave with the same frequency as the DW signal; it has a 50% duty cycle, and its height is τ h /(2T CK ) * 2π = τ h /T CK * π, where T CK is the clock period, and τ h is the delay step produced by code step c_step = DW b h − DW a h , as shown in Fig. 1 . The first harmonic ΔΦ 1 h of the phase difference is given by
and can be treated as in the standard phase modulation theory [11] , [12] , leading to a spur level relative to the carrier [in dBc] given by 20 log 10 (ΔΦ 1 h /2); therefore
Equation (2) allows the application of a spectrum-analyzerbased time measurement because it provides the link between the frequency domain, in which the measurements are actually done, and the time domain. From the spur measurement, through (2), we can deduce the measured delay step τ h associated with c_step. Next, the associated differential nonlinearity (DNL), which is expressed in seconds, can be calculated with
where τ id is the ideal delay step produced by code difference c_step, which is evaluated as the average of all the values τ h obtained. Finally, the INL can be computed from the cumulative sum of the DNL as
C. Sensitivity and Resolution
To incorporate all DTC codes in the INL test, the best value to assign to c_step is 1 LSB. However, this choice can result in very slow measurements to get a complete INL plot because the number of required points is 2 n − 1 for an n-bit DTC, whereas a measurement with a narrow RBW with a spectrum analyzer takes considerable time. If the INL behavior of a DTC is rather smooth, its linearity can be also described with a subset of INL points using a coarser delay step. However, the logarithmic relation between the spur and the delay in (2) suggests that a very coarse delay step may lead to a reduced sensitivity. This is because a spectrum analyzer has a limited resolution and limited accuracy, and at some point, the variation in the spur strength may be too small to be detected. In this section, we will focus on this tradeoff between noise limitations and the limited sensitivity.
The relation between the input codes and the delays produced by the DTC is linear as
where τ h is the delay step resulting from the application of code difference c_step at the DTC input, n is the DTC's number of bits, and τ FS is the DTC's full-scale delay (i.e., the delay corresponding to the input code going from 0 to 2 n − 1). Equation (2) can be rewritten in the following form:
(6) where the logarithmic dependence of spur h as a function of c_step is evident, as shown in Fig. 2 , for the case where n = 10, τ FS = 100 ps, and T CK = 20 ns.
The sensitivity of the method can be quantified as the variation in the spur strength due to the change in the delay step, evaluated at a certain nominal delay-step value. We can calculate it by taking the derivative of (2), or as a function of c_step (in LSBs), using (5), obtaining
Equation (7) can be used to understand the limits associated with the c_step choice, which is highlighted in the spur curve in Fig. 2 .
For a coarse c_step (around 200 LSBs), the limitation is the flatness of the spur curve, i.e., a low sensitivity. As an example, with the values used for the plot in Fig. 2 , for c_step = 200, a deviation of 3 LSBs (nonlinearity) in the DTC's delay would only result in a 0.13-dB spur change, which is hardly distinguishable from other environmental sources of variation (the experimentally observed uncertainty was 0.2 dB in the Keysight PXA Spectrum Analyzer (PXA-SA) in [13] ).
For a c_step equal to one or a few LSBs, more INL points are available, but the main limit is the noise floor of the spectrum analyzer that can prevent it from distinguishing the low spur. However, the spectrum analyzer's noise floor can be reduced with a narrow RBW (up to a −155-dBm noise floor with RBW = 1 Hz in the PXA-SA [13] ).
Therefore, a good value for c_step is the minimum value needed to distinguish the spur from the noise floor. For example, with RBW = 200 kHz, the spectrum analyzer's noise floor is −102 dBm according to [13] ; with a 3-dBm carrier and (6), value c_step = 2 LSBs would produce a distinguishable spur of −100 dBc = −97 dBm, with a resulting time resolution of 196 fs. An average between multiple measurements is needed to reduce the variability due to noise. By pushing the noise floor to the minimum, it becomes possible to detect a −140-dBc spur, corresponding [from (2)] to only a 2-fs time delay. This value is far beyond the hundreds of femtosecond values achievable with top-class oscilloscopes that are commercially available [7] .
D. Algorithm
Aiming to detect a subpicosecond INL, the essence of the proposed measurement method is to always generate the same delay τ h by changing the input waveform. In this way, the method's sensitivity in (7) is the same during the measurements, and other variations are minimized. Depending on the spur strength, the measured delay can be higher or lower than its nominal value, and this determines the polarity of the INL curve.
The algorithm of the proposed method is based on these considerations, together with (2)-(4). It consists of the following steps, which are partly shown in Fig. 1.   1 ) Divide the overall code range into equal intervals of height c_step, covering codes from 0 up to 2 n − 1.
2) Start with index h = 0.
3) Apply the DW waveform h, and measure spur h . 4) Calculate τ h by applying (2). 5) Increase h, and repeat steps 3-4 until all values of h have been considered. 6) Evaluate τ id as the average of all values τ h . 7) Calculate the DNL using (3) and the INL using (4).
Notice that, in step 1, the DW waveforms only differ by their lower (DW a h ) and upper (DW b h ) values. Therefore, each waveform is identified by index h. The upper value of one DW waveform must coincide with the lower value of the next DW, i.e., DW b h = DW a h+1 ; this allows us to obtain the INL as a cumulative sum of the DNL. Ideally, for all values h, the measured spur and, therefore, delay step τ h will be always the same. However, due to the circuit nonlinearity, values τ h are dependent on index h.
III. SIMULATIONS
We tested the proposed method by running behavioral simulations. The goal is to verify the equations presented in Section II and to check whether the conventional direct method and our indirect method lead to the same INL results. To compare the results both in the time and frequency domains, the behavioral simulations need to have enough time resolution to distinguish the delay of the DTC not only in the time domain but also in long simulation time to produce a spectrum with enough frequency resolution. For these simulations, we chose a time resolution of 20 fs and a simulation time of 4 μs, corresponding to a frequency resolution of 250 kHz.
The simulated DTC has n = 10 bits, a full-scale delay τ FS = 100 ps, and a clock with period T CK = 20 ns. A quadratic nonlinearity is inserted on purpose in the model with a maximum INL of 250 fs. The frequency of the DW waveform is set to f DW = 2.5 MHz, and the Div signal has f Div = 25 MHz. White noise has been added to model a −120-dBm noise floor of the spectrum analyzer. Fig. 3 shows the simulated spectrum of the divider output waveform, as it would appear on the screen of a spectrum analyzer, for two quite different values of c_step within the limits discussed in Section II-C to clearly show the spur differences. As expected, the spectrum exhibits the carrier tone at f Div = 25 MHz and two sidebands at f Div ± f DW (first harmonics), i.e., 22.5 and 27.5 MHz, respectively. For c_step = 64 LSBs, this figure also shows the third harmonics at f Div ± 3f DW , which are due to the square-wave shape of the modulating signal; these higher harmonics do not add more information, and they are not considered for the measurements. The simulated first-harmonic sidebands are −100.6 dBc for c_step = 2 LSBs and −70.4 dBc for c_step = 64 LSBs, matching the values obtained from (6) . Fig. 4 aims to compare the INL using both the direct and indirect methods. This figure also shows the effect on the INL curve by two c_step values in the tradeoff range discussed in Section II-C. For simplicity, the two methods are compared in the noiseless case, with c_step = 16 LSBs. The shape of the noiseless INL curve (circles) exhibits the quadratic nonlinearity inserted on purpose in the behavioral model. The algorithm in Section II-D was used to calculate it, where one spectrum for each point of the INL curve has been obtained. The smalldotted curve in Fig. 4 refers to the direct method. It has been derived by plotting the DTC output as a function of time, then by evaluating time instants t k where the rising edges cross a 700-mV voltage threshold, and finally by using the standard formulas in [14] . The INL from the two methods differ by at most 1.1 fs, which is presumably due to the numerical noise, i.e., only 1% of 1 DTC LSB.
By adding −120-dBm white noise in the simulations, we can investigate the effect of different code-step choices on the INL. For c_step = 2 LSBs, the first spur is close to the simulated noise floor, as shown in Fig. 3 , resulting in a detailed (511 points) but noisy INL plot in Fig. 4 . The drift due to highfrequency noise can be reduced by obtaining multiple INL plots and averaging them at each code. However, as simulations already take multiple days, no averages for any value of c_step have been done here. Instead, a higher value of c_step = 16 LSBs was used, resulting in a less noisy result closer to the true INL. A larger c_step produces less INL points but is more robust to noise.
IV. MEASUREMENTS
We actually developed this INL measurement method to allow for measuring the INL of a record high-resolution DTC that exploits the constant slope principle [15] , and implemented in the 65-nm CMOS technology. Measuring the DTC with an on-chip digital-to-analog converter (DAC) using the direct method failed because of the DTC resolution on the order of tens of femtoseconds. Fig. 5 shows the block scheme of the measurement setup. The DTC realizes a delay using a ramp waveform with a fixed slope, starting from an initial voltage defined by the DAC. The delay is controllable by the DAC voltage, which can be either on-chip or external. The digital interface of this chip is not fast enough to support the megahertz modulation of the DAC code. Instead, an external DAC (an Agilent M8190A arbitrary waveform generator) was used in these experiments to produce a square wave (V ext ) that periodically switches between two voltage levels, effectively implementing the delay step, and the chip acts as a voltageto-time converter (VTC). The procedure is the same as that described in Section II; compared with the scheme in Fig. 1 , the only difference here is that the DW waveforms with height c_step are now converted into V ext square waves with height v_step through the external DAC. The V ext jitter did not affect the sideband position during the measurement. We used the 10 most significant bits of the Agilent M8190A 14-bit DAC. We checked its INL, and it was below ±0.5 LSB (0.05% referring to the 10-bit full scale); thus, it is not the bottleneck in our DTC INL measurement. Data averaging can reduce the DAC thermal noise; however some 1/f noise remains.
The measurements are done with f CK = 50 MHz, f Div = 25 MHz, and using 40 values for square waves V ext , with f V ext = f DW = 2.5 MHz and height v_step = 0.98 mV each. The choice of v_step is equivalent to a c_step of about 25 LSBs in a 10-bit full scale, which is on the same order as the c_step choices in Section III. A smaller v_step or c_step would result in more measured INL points but is less robust to noise and requires a longer measurement time. The algorithm in Section II-D is repeated 50 times, leading to 50 sweeps through the set of 40 square-wave voltages. The DTC in the measurement has a tunable full-scale delay of 19-189 ps, and we use it here at its minimum delay to apply the method in the most challenging case. The spectrum analyzer's RBW is set to 10 kHz, leading to a −115-dBm noise floor and a −118-dBc minimum detectable spur (assuming that SNR = 0 dB and a 3-dBm carrier), and resulting in a 25-fs time resolution from (2) . Fig. 6 shows the 40 measured delays and an average of about 475 fs (19 ps/40). The delays have been separately calculated for the left (L) and right (R) sidebands. The maximum standard deviation is 27.3 fs. The resulting averaged INL curve is shown in Fig. 7 . The two y-axes refer to the absolute INL in femtoseconds and its normalized value with respect to the DTC fullscale delay, respectively. The maximum INL value is 64 fs and corresponds to 0.34% in the normalized scale. The difference between the L and R sidebands produces a maximum INL difference of 20 fs, which is less than the standard deviation of 27.3 fs of the time-step measurement. Therefore, in this case, either the L or R spurs produce a sufficiently precise INL plot. However, depending on the implementation of the DTC, if there is also a coexisting amplitude modulation, the delay measured using the L spur would be higher than that for the R spur. In such a case, averaging between the L and R spurs produces the proper result.
V. CONCLUSION
In this brief, we have presented a very sensitive method to measure the INL of DTCs, which is based on phase modulation, and it is capable of achieving a time resolution of a few femtoseconds, which is one to two orders of magnitude better than what is achievable with a high-speed sampling oscilloscope. The new method has been verified with behavioral simulations and used to measure the INL of a high-resolution DTC with a full scale of 19 ps. An INL on the order of 50 fs was measured, with a standard deviation of 27.3 fs.
